22#define CLK_DIV_MASK 0x07
32#define get_master_clock_frequency() (MAIN_Fosc)
41#define get_master_clock_frequency_high_part() (MAIN_FoscH)
50#define get_master_clock_frequency_low_part() (MAIN_FoscL)
61#define get_frequency_divider() (1 << get_frequency_divider_scale())
72#define get_frequency_divider_scale() (CLK_DIV & CLK_DIV_MASK)
86#define set_frequency_divider_scale(divider_scale) \
89 CLK_DIV |= (divider_scale & CLK_DIV_MASK); \
114#define SYSclk (get_master_clock_frequency() >> get_frequency_divider_scale())
124#define enable_master_clock_output_div1() (CLK_DIV |= 0x40)
134#define enable_master_clock_output_div2() (CLK_DIV |= 0x80)
144#define enable_master_clock_output_div4() (CLK_DIV |= 0xC0)
155#define disable_master_clock_output() (CLK_DIV &= 0x3f)
179#define get_master_clock_output_pin() ((CLK_DIV & 0xC0) == 0 ? NONE : (CLK_DIV & 0x08) == 0 ? P5_4 : P1_6)
189#pragma disable_warning 126
190#define set_master_clock_output_pin(pin) \
194 disable_master_clock_output(); \
196 else if (pin == P5_4) \
198 bit_clr(CLK_DIV, CBIT3); \
200 else if (pin == P1_6) \
202 bit_set(CLK_DIV, SBIT3); \
master_clock_output_pin_t
Master clock output pins enumeration.
Definition frequency.h:163
@ P1_6
output to pin 1.6
Definition frequency.h:169
@ P5_4
output to pin 5.4
Definition frequency.h:167
@ NONE
output disabled
Definition frequency.h:165